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Abstract—The problem of random number generation dates
back to von Neumann’s work in 1951. Since then, many algo-
rithms have been developed for generating unbiased bits from
complex correlated sources as well as for generating arbitrary
distributions from unbiased bits. An equally interesting, but less
studied aspect is the structural component of random number
generation as opposed to the algorithmic aspect. That is, given
a network structure imposed by nature or physical devices,
how can we build networks that generate arbitrary probability
distributions in an optimal way?
In this paper, we study the generation of arbitrary probability
distributions in multivalued relay circuits, a generalization in
which relays can take on any of N states and the logical
‘and’ and ‘or’ are replaced with ‘min’ and ‘max’ respectively.
Previous work was done on two-state relays. We generalize these
results, describing a duality property and networks that generate
arbitrary rational probability distributions. We prove that these
networks are robust to errors and design a universal probability
generator which takes input bits and outputs arbitrary binary
probability distributions.
I. INTRODUCTION
A. Motivation
Many biological systems involve stochasticity. Examples
of these include gene expression[4], chemical reactions[5],
and neuron signaling[6]. However, despite the stochasticity,
often deemed as noise, they are still capable of achieving
functionalities that artificial systems cannot yet compete with.
Motivated by the idea that stochasticity is an important en-
abler of biological computation, we tackle a simpler question
as a stepping stone: Can we design networks that generate
stochasticity in a systematic way?
B. Structural Aspects of Random Number Generation
This question is strongly connected to an important thread
of work in computer science on random number generation. In
1951, Von Neumann [1] studied this problem in the context of
generating a fair coin toss from a biased coin. Knuth and Yao
[2] studied the reverse problem of generating arbitrary distri-
butions from unbiased bits (fair coins), which was extended by
Han and Hoshi [3] to generating arbitrary distributions from
biased distributions. These primarily focus on an algorithmic
perspective to random number generation.
In a biological system (or other physical device), we do
not have the full generality of the algorithmic approach to
generating probability distributions. Randomness arises in spe-
cific areas that can only propagate according to the structure
of how components are composed in the given network. The
study of random number generation under these constraints
can be greatly beneficial to understanding natural stochastic
systems as well as to designing devices for random number
generation. In this paper, we will analyze random number
generation in the context of multivalued relay circuits, a
generalization of standard relay circuits to any number of
states. This generalization is very natural and has an intuitive
understanding as the timing of events that have dependencies
on other events.
C. Deterministic Relays
We will start by introducing deterministic relays. A deter-
ministic relay switch is a 2 terminal object which can be
connected (closed) by a wire or left open. The state of the
switch, which can be either 0 or 1, describes an open or
closed state respectively (see Figure 1a). These states are
complements of each other. That is, if switch x is in state
0, then the complement x¯ is in state 1 and vice versa. When
multiple switches are composed together, these networks are
known as relay circuits. One of these, a series composition,
Fig. 1. Deterministic Examples. For two states, xy is the boolean ‘and’
of x and y while x + y is the boolean ‘or’. Figures b and c also apply to
multivalued relays where xy is min(x, y) and x + y is max(x, y). (a) A
relay can either be opened (state 0) or closed (state 1). (b) In series, the entire
circuit can only be closed if both x and y are closed. In parallel, the entire
circuit will be closed if either x or y are closed. (c) In this example of a
non-sp circuit, we take the boolean ‘and’ along the four possible paths, and
then apply the boolean ‘or’ to those subsequent values.
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is formed when two switches are put end to end. A parallel
composition is formed when two switches are composed so
that the beginning terminals are connected together and the
end terminals are connected together.
Shannon showed that the series and parallel compositions
can be represented by the boolean ‘and’ and ‘or’ operations[8].
If switches x and y are composed in series to form z1, then
z1 will only be closed if both x and y are closed. On the other
hand, if switches x and y are composed in parallel to form
z2, then z2 will be closed if either x or y are closed. We will
denote the series composition of x and y by x∗y or simply xy
and the parallel composition by x + y (see Figure 1b). This
notation will be preserved for further generalizations of the
relay circuits.
Circuits formed solely by series and parallel compositions
are called sp circuits. Shannon showed that non sp circuits
could also be represented by boolean operations. The general
mathematical representation of any relay circuits would be to
find all paths that go from the beginning to the end terminal.
For each path, we take the boolean ‘and’ of all switches along
that path; then we take the boolean ‘or’ of the values derived
for each path (see Figure 1c).
D. Stochastic Relays
Recently, Wilhelm and Bruck introduced the notion of a
stochastic relay circuit[9]. These circuits are a generalization
of Shannon’s relay circuits; instead of having deterministic
relay switches that are in either the open or closed state,
stochastic relay circuits can exist in either state with a specified
probability. If a stochastic relay switch x, called a pswitch, has
probability p of being closed and probability 1 − p of being
open, this distribution is represented by a vector v = (1−p, p)
where vi corresponds to the probability of x being in state
i. We say that x realizes (1 − p, p) or simply x realizes
p. If pswitches x and y, which realize probabilities p and
q respectively, are composed in series, the new composition
will realize pq. If they are composed in parallel, the new
composition will realize p+ q − pq (see Figure 2).
One of the primary questions dealt with in their work was
the generation of probability distributions using a limited num-
Fig. 2. Simple Examples. As stated, 1
2
is short for ( 1
2
, 1
2
). (a) A single
1
2
-pswitch. (b) Putting (a) in parallel with a 1
2
-pswitch gives 3
4
. (c) Putting
(b) in series with a 1
2
-pswitch gives 3
8
. (d) Putting (c) in parallel with a
1
2
-pswitch gives 11
16
.
ber of base switch types, known as a switch set. For example,
if the switch set S = { 12}, then relay circuits built with this
switch set can only use pswitches with the distribution ( 12 ,
1
2 ).
They proved that using the switch set S = { 12}, all probability
distributions a2n could be realized with at most n pswitches.
Continuing, many more results were proved not only in real-
izing other probability distributions[9][10], but also in circuit
constructions such as a Universal Probability Generator[9] and
in robustness[11] and expressibility[10] properties of these
circuits.
E. Multivalued Stochastic Relays
In order to study non-bernoulli random variables, it is
necessary to generalize Shannon’s relays to a larger number of
states. Multivalued logics have been studied as early as in 1921
by Post[12] and followed up on by Webb[13] and others[14].
The work presented in this paper concerns one generalization
of two-state relay circuits to multivalued relay circuits where
we use two multivalued functions (gates).
A multivalued switch is a relay switch that can be in any
of n states: 0, 1, 2, ..., n-1. We define the complement of a
switch to be n−1−i, where i is the state of the switch. Series
and parallel compositions are redefined to ‘min’ and ‘max’,
respectively, rather than the boolean ‘and’ and ‘or’. This means
that when switches x and y are composed in series, the overall
circuit is in state min(x, y) and when they are composed in
parallel, the overall circuit is in state max(x, y) (see Figure
3a and b). Non-sp circuits are also defined in a similar way
to 2-state circuits. The general mathematical representation of
any multivalued relay circuit is to find all paths that go from
the beginning to the end terminal. For each path, we take the
‘min’ of all switches along that path; then we take the ‘max’
of the values derived for each path (Figures 1b and c still
apply).
One physical understanding of this max-min algebra is
Fig. 3. 3-state Examples. We use × to represent a deterministic switch and
⊗ to represent a pswitch. (a) A comparison of the truth tables for 2-state and
3-state relay switches. (b) A simple 3-state deterministic example. Evaluating
series connections using min and parallel connections as max, we find that
this circuit is in state 1. (c) A simple 3-state stochastic example. On the top,
we put a ( 1
2
, 0, 1
2
) pswitch in parallel with a deterministic switch in state 1.
Then, with 1
2
probability we get max(0, 1) and with 1
2
probability we get
max(2, 1), which yields a (0, 1
2
, 1
2
) circuit. Similarly, we can calculate the
bottom circuit to realize distribution ( 1
2
, 1
4
, 1
4
).
found in the timing of relay switches. Let a switch start off in
the closed position. Then the state of the switch will be the
time t ∈ {0, 1, ..., n − 1} when the switch opens. Compose
two switches, which open at time t1 and t2, in series. If
either switch opens, then the overall connection is broken.
Therefore, the time that the series composition will be open
is min(t1, t2). In the same way, we can compose the switches
in parallel. Since both switches need to be opened in order
for the overall circuit to be open, the time calculated for the
parallel composition is max(t1, t2). More generally, the max-
min algebra can be used to understand the timing of events
when an event occurence depends on the occurence of other
events, i.e. event A occurs if event B occurs or if event C and
D occur. Max-min functions have been studied as a way of
reasoning about discrete event systems[15].
Now that we have defined multivalued relays, we can also
reason about probability distributions over the n states of
a multivalued stochastic relay. If a 3-state pswitch x has
probability p0 of being in state 0, p1 of being in state 1, and
p2 of being in state 2, we represent the distribution with the
vector v = (p0, p1, p2) and say x realizes (p0, p1, p2). If the
distribution is in the form (1 − p, 0, ..., 0, p), we will shorten
this to simply p if the number of states can be inferred from
the context or if the equation holds for any number of states
(see Figure 3c).
We present the following results in our paper:
1) A duality property (Section II).
2) Networks for generating binary probability distributions
(Sections III and IV).
3) Networks for generating rational distributions (Section
V).
4) Robustness of the previous networks to switch errors
(Section VI).
5) Universal Probability Generation (Section VII).
6) Switching with partially ordered states (Section VIII).
7) Applications to neural circuits and DNA Computing
(Section IX).
II. DUALITY
It is important to characterize properties of multivalued
circuits. One well-known property is duality, which plays a
role in resistor networks, deterministic and two-state stochastic
relay circuits. We show that a similar duality concept exists
for multivalued circuits. Define the dual state of i as the state
n−1− i; the dual distribution of v as the distribution v¯ where
v¯i = vn−1−i; the dual switch of x as the switch x¯ that realizes
the dual distribution of x; and the dual circuit of C as the
circuit C¯ that realizes the dual distribution of C.
Theorem 1 (Duality Theorem): Given a stochastic series-
parallel circuit C, we can construct C¯ by replacing all the
switches in C with their dual switches and by replacing series
connections with parallel connections and vice versa. (see
Figure 4).
Proof: This is shown using induction on series-parallel
connections.
Fig. 4. 3-state Duality Example. Remember that the 3-state 1
2
-pswitch is
the shorthand for the ( 1
2
, 0, 1
2
) pswitch. (a) A two element duality example.
(b) A duality example on a larger circuit. Note that since the pswitches
are symmetric distributions (duals of themselves), only the compositions are
changed.
Base Case: The dual of a single pswitch with distribution
(p0, p1, ..., pn−1) is (pn−1, ..., p1, p0), which trivially satisfies
the theorem.
Inductive Step: Suppose a circuit C with distribu-
tion (p0, p1, ..., pn−1) and a circuit C ′ with distribution
(q0, q1, ..., qn−1) satisfy the theorem, i.e. the distribution
of C¯ is (pn−1, ..., p1, p0) and the distribution of C¯ ′ is
(qn−1, ..., q1, q0). To prove the theorem, it is sufficient for us
to show that CC ′ is the dual of C¯ + C¯ ′.
Let Cs = CC ′ and Cp = C¯ + C¯ ′. Then Cs =
(c0, c1, ..., cn−1) and Cp = (d0, d1, ..., dn−1) where
ck =
∑
min(i,j)=k
Pr(C = i)Pr(C ′ = j)
=
∑
min(i,j)=k
piqj
dk =
∑
max(i,j)=k
Pr(C¯ = i)Pr(C¯ ′ = j)
=
∑
max(i,j)=k
pn−1−iqn−1−j
=
∑
min(n−1−i,n−1−j)=n−1−k
pn−1−iqn−1−j
=
∑
min(i′,j′)=n−1−k
pi′qj′
= cn−1−k.
We see that d0 = cn−1, d1 = cn−2, ..., dn−1 = c0,
demonstrating that Cs is the dual of Cp.
III. REALIZING BINARY 3-STATE DISTRIBUTIONS
We can now ask questions about generating probability
distributions with stochastic relay circuits. These include:
What are the possible distributions that can be realized? What
is the smallest set of basic switching elements necessary to
realize these distributions? Are there efficient constructions to
realize these distributions? We will begin by demonstrating
how to generate distributions on 3 states.
Fig. 5. Realizing 3-state Distribution. (a) We want to realize ( 5
8
, 1
4
, 1
8
).
This falls under the first case. (b) Now we have an unconstructed distribution
that falls under the second case. (c) There are two unconstructed distributions.
The top one falls under case 3 and the bottom falls under case 2. (Note that
case 2 is equivalent to case 1 for p0 = 12 ). (d) The final circuit.
In writing out algorithms and circuit constructions we will
use the notation introduced earlier for series and parallel
connections, i.e. xy and x+ y will denote series and parallel
connections respectively. We will use this notation loosely, i.e.,
( 12 , 0,
1
2 )(
1
2 ,
1
2 , 0) represents a circuit formed by composing a
( 12 , 0,
1
2 ) pswitch in series with a (
1
2 ,
1
2 , 0) pswitch.
Lemma 1 (3-state sp composition rules): Given
p = (p0, p1, p2) and q = (q0, q1, q2), let x = pq and
y = p+ q. Then,
x0 = p0q0 + p0q1 + p0q2 + p1q0 + p2q0
= 1− (1− p0)(1− q0)
x1 = p1q1 + p1q2 + p2q1
x2 = p2q2
y0 = p0q0
y1 = p1q1 + p1q0 + p0q1
y2 = p2q2 + p2q1 + p2q0 + p1q2 + p0q2
= 1− (1− p2)(1− q2)
Proof: The above expressions follow from enumerating
all 32 switch combinations.
Theorem 2 (Binary 3-state Distributions): Using the
switch set S = { 12} and the deterministic switches, we can
realize all 3-state distributions of the form ( a2n ,
b
2n ,
c
2n ) using
at most 2n− 1 pswitches with the following recursive circuit
construction (see Figure 5 for an example):
if p ∈ S then
return p
else if a2n >
1
2 then
return ( 12 , 0,
1
2 )(
a−2n−1
2n−1 ,
b
2n−1 ,
c
2n−1 )
else if a+b2n >
1
2 then
return ( a2n−1 ,
2n−1−a
2n−1 , 0) + (
1
2 , 0,
1
2 )(0,
2n−1−c
2n−1 ,
c
2n−1 )
else if a+b+c2n >
1
2 then
return ( a2n−1 ,
b
2n−1 ,
c−2n−1
2n−1 ) + (
1
2 , 0,
1
2 )
end if
Proof: For any distribution p = (p0, p1, p2), there exists
some smallest k such that
∑k
i=0 pi >
1
2 , which correspond to
Fig. 6. Block-Interval visualization of 3-state Algorithm. We want to
realize ( 5
8
, 1
4
, 1
8
). A ⊗ symbol marks where the cuts occur which correspond
to the use of one pswitch. (a) We start with one interval split into blocks
corresponding to the pswitch probabilities. (b) When we cut [0, 1] in half, we
get two intervals; the blocks are cut and the probabilities change according to
the new interval size. (c) The second application of the algorithm. (d) When
we are left with single block-interval pairs, we know we are done since the
deterministic switch is in our switch set.
the 3 recursive cases enumerated above. We can verify that
for each of these cases:
1) The decompositions obey the 3-state composition rules.
2) The switches are valid (non-negative probabilities and
sum to 1)
Since each algorithm’s decomposition uses switches of type
( a2n−1 ,
b
2n−1 ,
c
2n−1 ), then we will eventually have n = 0,
corresponding to a deterministic switch; at this point the
algorithm terminates and has successfully constructed any
( a2n ,
b
2n ,
c
2n ).
We will now prove that we use at most 2n−1 pswitches for
all n ≥ 1. Define fn as the maximum number of pswitches
used in the construction of any distribution ( a2n ,
b
2n ,
c
2n ). Then,
f1 = 1 (1)
fn = max(fn−1 + 1, 2(n− 1) + 1, fn−1 + 1) (2)
= max(fn−1 + 1, 2n− 1)
where (1) is shown trivially, and (2) is derived from the 3
cases of the algorithm. Note that we are using a previous
result[9] that 2 state distributions of form ( a2n ,
b
2n ) use at
most n switches, and also assuming here that our algorithm
generalizes the previous algorithm; that is, distributions of
the form ( a2n ,
b
2n , 0) and its permutations also use at most
n switches – this application of their 2-state proof to our
multivalued distribution is sound as will be explained more
rigorously in the following section. We are now left with a
simple induction exercise.
Base Case: f1 = 1 = 2(1)− 1.
Inductive Step: Assume fk = 2k − 1. Then,
fk+1 = max(fk + 1, 2(k + 1)− 1)
= max(2k, 2(k + 1)− 1)
= 2(k + 1)− 1.
So fk = 2k − 1 =⇒ fk+1 = 2(k + 1)− 1.
Fig. 7. Realizing 4-state Distribution. We use the N -state algorithm on
the a 4-state distribution. A ⊗ symbol represents the pswitch ( 1
2
, 0, 0, 1
2
).
(a) We want to realize ( 1
4
, 3
8
, 1
4
, 1
8
). Initially, p0 + p1 > 12 . (b) For the top
distribution, p0+p1+p2 > 12 . For the bottom distribution, p0+p1 >
1
2
. (c)
For the top distribution, p0+p1+p2+p3 > 12 . For the bottom distribution,
p0 + p1 + p2 >
1
2
. (d) The final circuit.
It is useful at this time to provide some intuition regarding
the algorithm. We can view the original distribution as a series
of blocks dividing up the interval [0, 1] (see Figure 6). By
applying the algorithm, we are separating this larger interval
into smaller intervals [0, 12 ] and [
1
2 , 1], cutting any blocks on
that boundary. When this separation occurs, the total size of the
block is decreased (namely, in half), and so the probabilities
representing those intervals change - these probabilities are
precisely those of the algorithm. Namely, we can rewrite the
three cases of the algorithm:
( a2n ,
b
2n ,
c
2n ) =
Case 1: (1, 0, 0) + ( 12 , 0,
1
2 )(
a−2n−1
2n−1 ,
b
2n−1 ,
c
2n−1 )
Case 2: ( a2n−1 ,
2n−1−a
2n−1 , 0) + (
1
2 , 0,
1
2 )(0,
2n−1−c
2n−1 ,
c
2n−1 )
Case 3: ( a2n−1 ,
b
2n−1 ,
c−2n−1
2n−1 ) + (
1
2 , 0,
1
2 )(0, 0, 1)
IV. REALIZING BINARY N -STATE DISTRIBUTIONS
We are now ready to continue with our algorithm for N
states. Intuitively, we can describe the algorithm for N states
in the same way as for 3 states. We first find the smallest
index k for which
∑k
i=0 pi >
1
2 . Then based on the index
k, we can decompose our distribution in a way corresponding
to the interval-block visualization; the only difference is that
each interval can now have up to N block-types instead of
just 3.
Theorem 3 (Binary N-state Distributions): Using the
switch set S = { 12} and the deterministic switches, we can
realize all N -state distributions of the form ( x02n ,
x1
2n , ...,
xN−1
2n )
with at most fn,N ={
2n − 1, n ≤ dlog2Ne
2dlog2Ne − 1 + (N − 1)(n− dlog2Ne), n ≥ dlog2Ne
switches, using the following recursive circuit construction
(see Figure 7):
Algorithm 1 Note that we are using 12 as a shorthand for
( 12 , ...,
1
2 ) as explained in the introduction.
if p ∈ S then
return p
else if x02n >
1
2 then
return 12 (
x0−2n−1
2n−1 ,
x1
2n−1 , ...,
xN−1
2n−1 )
else if x0+x12n >
1
2 then
return ( x02n−1 ,
2n−1−x0
2n−1 , ...) +
1
2 (0,
x0+x1−2n−1
2n−1 ,
x2
2n−1 , ...)
else if ... then
...
else if x0+x1+...+xN−12n >
1
2 then
return ( x02n−1 ,
x1
2n−1 , ...,
xN−1−2n−1
2n−1 ) +
1
2
end if
The algorithm’s correctness can be confirmed from the
composition rules for N-states. Before proving the complexity
of the above algorithm, we state an intermediate lemma:
Lemma 2: Define an active state of a distribution as a state
with non-zero probability. Given any distribution of the form
( x02n ,
x1
2n , ...,
xN−1
2n ) with m ≤ N active states, the number of
pswitches needed to realize the distribution is at most fn,m.
Proof: Re-map the m active states to 0, 1, ...,m − 1 in
a way that preserves state order. Since all operations under
max and min are preserved, any distribution on the original m
active states can be constructed by constructing a distribution
on the mapped states and reversing the mapping on the base
switches. Therefore, the number of pswitches required cannot
be greater than fn,m. This also gives us insight into fn,N for
the region n ≤ dlog2Ne. In this region, the number of active
states is limited by n, resulting in states with zero probability.
Then, it makes sense that the complexity only depends on n.
Proof: We will now prove the complexity of pswitches
required. The following recursive relations hold for fn,N ,
fn,1 = 0 (3)
f0,N = 0 (4)
fn,N = max(fn−1,1 + fn−1,N + 1, (5)
fn−1,2 + fn−1,N−1 + 1,
...,
fn−1,N + fn−1,1 + 1)
= max
1≤i≤dN2 e
(fn−1,i + fn−1,N−i+1) + 1 (6)
where (3) and (4) are trivial since both define deterministic
switches and (5) comes from an application of the above
lemma to the different cases of the algorithm. If we fill out
a table based on the recursive relations (see Table I), we find
that the values match our closed form hypothesis. To prove it,
we will:
1) Demonstrate that (6) is maximized at i = dN2 e.
2) Use induction to prove fn,N for n ≤ dlog2Ne.
3) Use induction to prove fn,N for n ≥ dlog2Ne.
Part 1: Define ∆n,N = fn,N+1 − fn,N .
0 1 2 3 4 5 6 7 8 9 10
1 0 0 0 0 0 0 0 0 0 0 0
2 0 1 2 3 4 5 6 7 8 9 10
3 0 1 3 5 7 9 11 13 15 17 19
4 0 1 3 6 9 12 15 18 21 24 27
5 0 1 3 7 11 15 19 23 27 31 35
6 0 1 3 7 12 17 22 27 32 37 42
7 0 1 3 7 13 19 25 31 37 43 49
8 0 1 3 7 14 21 28 35 42 49 56
9 0 1 3 7 15 23 31 39 47 55 63
TABLE I
(ROW, COLUMN) VALUES CORRESPOND TO (N , n). THE n = dlog2Ne
BORDER IS BOLDED.
If n ≥ dlog2(N + 1)e,
∆n,N = [(n− dlog2(N + 1)e)(N + 1− 1) + 2dlog2(N+1)e]
− [(n− dlog2Ne)(N − 1) + 2dlog2Ne]
For N a multiple of 2, dlog2(N + 1)e = dlog2Ne+ 1, so
∆n,N = [(n− dlog2Ne − 1)N + 2dlog2Ne+1]
− [(n− dlog2Ne)(N − 1) + 2dlog2Ne]
= −N + n− dlog2Ne+N
= n− dlog2Ne
For N not a multiple of 2, dlog2(N + 1)e = dlog2Ne, so
∆n,N = n− dlog2Ne
If n ≤ dlog2Ne,
∆n,N = 2
n − 2n = 0
So we have,
∆n,N =
{
n− dlog2Ne, n ≥ dlog2(N + 1)e
0, n ≤ dlog2Ne
Since ∆n,N is nonincreasing for a fixed n and increasing N ,
the maximum of fn−1,i + fn−1,N−i+1 + 1 is at the highest i
for which i ≤ N − i + 1. Otherwise, we could increment i,
increasing the entire quantity by ∆n−1,i − ∆n−1,N−i ≥ 0.
Therefore the maximizing index is i = dN2 e.
Part 2: Prove fn,N for n ≤ dlog2Ne.
Base Case: f(0, N) = 0 = 20 − 1.
Inductive Step: Assume fk−1,N ′ = 2k−1 − 1 ∀N ′ ≤ N and
k − 1 ≤ dlog2N ′e. Then for k ≤ dlog2Ne,
fk,N = fk−1,dN2 e + fk−1,N−dN2 e+1 + 1
= fk−1,dN2 e + fk−1,bN2 c+1 + 1
= 2(2k−1 − 1) + 1 (7)
= 2k + 1
where (7) is true because
k ≤ dlog2Ne =⇒ k − 1 ≤ dlog2
N
2
e ≤ dlog2d
N
2
ee
=⇒ k − 1 ≤ dlog2(b
N
2
c+ 1)e
Part 3: Prove fn,N for n ≥ dlog2Ne.
Base Cases:
f(n, 1) = 0 = (1− 1)(n− dlog2 1e) + 2dlog2 1e − 1.
f(dlog2Ne, N) =2dlog2Ne − 1 (from Part 1)
=(N − 1)(dlog2Ne − dlog2Ne)
+ 2dlog2Ne − 1
Inductive Step: Assume fk−1,N ′ = (N − 1)(k − 1 −
dlog2N ′e) + 2dlog2N
′e − 1 ∀N ′ ≤ N and k− 1 ≥ dlog2N ′e.
Then,
fk,N = fk−1,dN2 e + fk−1,N−dN2 e+1 + 1
= fk−1,dN2 e + fk−1,bN2 c+1 + 1
= (k − 1− dlog2d
N
2
ee)(dN
2
e − 1) + 2dlog2dN2 ee − 1
+ (k − 1− dlog2(b
N
2
c+ 1)e)(bN
2
c+ 1− 1)
+ 2dlog2(b
N
2 c+1)e − 1 + 1
= (k − 1− dlog2
N
2
e)(dN
2
e − 1) + 2dlog2 N2 e − 1
+ (k − 1− dlog2(b
N
2
c+ 1)e)(bN
2
c) + 2dlog2(bN2 c+1)e
For N not a multiple of 2, dlog2(bN2 c + 1)e = dlog2 N2 e. In
this case,
fk,N = (k − 1− dlog2
N
2
e)(dN
2
e − 1) + 2dlog2 N2 e
+ (k − 1− dlog2
N
2
e)(bN
2
c) + 2dlog2 N2 e − 1
= (k − 1− (d(log2N)− 1e)(d
N
2
e+ bN
2
c − 1)
+ 2dlog2
N
2 e+1 − 1
= (k − dlog2Ne)(N − 1) + 2dlog2Ne − 1
For N a multiple of 2, dlog2(bN2 c + 1)e = dlog2 N2 e + 1. In
this case,
fk,N = (k − 1− dlog2
N
2
e)(dN
2
e − 1) + 2dlog2 N2 e − 1
+ (k − 1− (dlog2
N
2
e+ 1))(bN
2
c) + 2dlog2 N2 e+1
= (k − 1− dlog2
N
2
e)(N − 1)− bN
2
c
+ 2dlog2
N
2 e + 2dlog2
N
2 e+1 − 1
= (k − 1− (dlog2Ne − 1))(N − 1)−
N
2
+
N
2
+ 2d(log2
N
2 )+1e − 1
= (k − dlog2Ne)(N − 1) + 2dlog2Ne − 1
V. REALIZING RATIONAL DISTRIBUTIONS
Given the previous results, a natural question arises: Can we
also generate probability distributions over non-binary frac-
tions? More generally, can we generate distributions for any
rational distribution? This question was studied for the 2-state
case by Wilhelm, Zhou, and Bruck[9][10] for distributions of
the form ( aqn ,
b
qn ). In their work, they demonstrated algorithms
for realizing these distributions for any q that is a multiple
of 2 or 3. In addition, they proved that for any prime q, no
algorithm exists that can generate all ( aqn ,
b
qn ) using the switch
set S = { 1q , 2q , ..., q−1q }.
We approach the question of realizing rational N state
distributions from two angles and demonstrate algorithms for
each. The key for these algorithms lie in a generalization of
the Block-Interval construction of binary distributions.
Lemma 3 (Block-Interval Construction of Distributions):
Let p = (p0, p1, ..., pN−1) be any distribution. Then given any
‘cut’, represented by the distribution (q, 0, ..., 0, 1 − q), and
the index of the cut k satisfying q ≥∑k−1i=0 pi, q ≤∑ki=0 pi,
(p0, p1, ..., pN−1)
= (
p0
q
, ...,
pk−1
q
,
q −∑k−1i=0 pi
q
, 0, ...)
+ [(q, ..., 1− q)(..., 0,
∑k
i=0 pi − q
1− q ,
pk+1
1− q , ...,
pN−1
1− q )]
= [(
p0
q
, ...,
pk−1
q
,
q −∑k−1i=0 pi
q
, 0, ...) + (q, ..., 1− q)]
∗ (..., 0,
∑k
i=0 pi − q
1− q ,
pk+1
1− q , ...,
pN−1
1− q )
Proof: The equation follows directly from the max-min
composition rules.
The name of the lemma comes from an intuitive representa-
tion of this equation. We can let probability distributions be
represented by an interval covered with blocks. Each block
corresponds to a different state of the distribution (a block
can only be on the rightside of a block whose state it is
greater than) and the ratio of the block length to the interval
length represents the probability of the state. Then any cut
along the interval will produce two separate block-intervals
corresponding to exactly the distributions calculated above.
This means that for any equation of this form, the block-
interval cut will hold. Conversely, any cut of a block-interval
corresponds to an equation with the appropriate distributions
substituted. (see Figure 8).
A. State Reduction
Given the results already proved on two state distributions,
one natural way to tackle N states is to first reduce the given
N -state distribution into compositions of 2-state distributions.
Then, if algorithms already exist for those 2-state forms, we
are done.
Theorem 4 (State Reduction Algorithm): Using the switch
set S = { 12}, we can reduce any N-state distribution of
the form (x0q ,
x1
q , ...,
xN−1
q ) into at most N − 1 two-state
Fig. 8. Block-Interval visualization (rational). We want to realize
(p0, p1, p2, p3). A ⊗ symbol marks where the cut occurs, which corresponds
to the use of one pswitch. (a) We start with one interval split into blocks
corresponding to the pswitch probabilities. (b) When we cut with pswitch
(q, ..., 1− q), the interval is separated into 2 intervals: [0, q] and [q, 1].
distributions of the form (..., xiq , ...,
xj
q , ...) using at most
flog2 q,N = (N−1)(log2 q−dlog2Ne)+2dlog2Ne−1 switches
with the following algorithm - for an example, see Figure 9a:
if p is a 2 state distribution then
return p
else if x0q >
1
2 then
return 12 (
2x0−q
q ,
2x1
q , ...,
2xN−1
q )
else if x0+x1q >
1
2 then
return ( 2x0q ,
q−2x0
q , ...) +
1
2 (0,
2x0+2x1−q
q ,
2x2
q , ...)
else if ... then
...
else if x0+x1+...+xN−1q >
1
2 then
return ( 2x0q ,
2x1
q , ...,
2xN−1−q
q ) +
1
2
end if
Proof: To prove this theorem, we need to show that 1) the
breakdown of probabilities in each round is valid, 2) the algo-
rithm will eventually terminate, and 3) the construction will
have used flog2 q,N pswitches, where fn,N is the complexity
defined for binary N -state distributions.
Notice that choosing q = 2 gives us the exact same
algorithm as the binary N -state algorithm (except for the
terminate clause). As with the binary case, Part 1 of the proof
follows directly from the max-min composition rules.
We will now argue that the algorithm terminates. Let k
be the number of ‘rounds’ the algorithm takes. Using the
block-interval representation, we see that after each round, any
interval will either have ≤ 2 blocks (states) or the interval size
will be 1
2k
. Then when the interval size is less than 1q , each
interval cannot have more than 3 blocks; otherwise, the middle
block will be less than 1q , which is not possible except for a
zero probability. Therefore, we have proved that the algorithm
will eventually terminate.
To prove the complexity, we need to calculate the number of
‘rounds’ before termination of the algorithm. This will happen
Fig. 9. Algorithm Illustrations. (a) An example of the state recursion
algorithm. (b) An example of the denominator recursion algorithm.
at,
I =
1
2k
≤ 1
q
=⇒ 2k ≥ q
=⇒ k ≥ log2 q
Since the algorithm is identical to the binary N -state distribu-
tion, we can use the same complexity bound. In this case, n
corresponds to the k-th round when the algorithm terminates.
Therefore, we use at most (N − 1)(log2 q − dlog2Ne) +
2dlog2Ne − 1 pswitches.
B. Denominator Reduction
The second approach to realizing rational N -state distri-
butions is to use a different switch set to directly reduces
the power in the denominator. The intuition comes from a
generalization of the block-interval construction. Rather than
just cutting it at one point, i.e. at 12 for realizing binary
distributions, we can cut it at the points 1q ,
2
q , ..., and
q−1
q to
get q equally sized intervals.
Theorem 5 (Denominator Reduction Algorithm): Using S
= { 12 , 13 , 14 , ..., 1q} and the deterministic switches, we can
realize any distribution ( x0qn ,
x1
qn , ...,
xN−1
qn ) using at most (N−
1)(q − 1)(n − dlogq Ne) + qdlogq Ne − 1 switches with the
following algorithm - for an example, see Figure 9b:
Define the following quantities for j = 0, 1, 2, ..., q.
kj = the smallest index at which
∑kj
i=0 pi >
j
q
Lj =
∑kj−1
i=0 xi−(q−1)qn−1
qn−1
Rj =
qn−1−∑kj−1i=0 xi
qn−1
if p ∈ S then
return p
else
return ( x0qn−1 , ...,
xk1−1
qn−1 , R0, 0, ...)
+ 12 (..., 0, L2,
xk1+1
qn−1 , ...,
xk2−1
qn−1 , R2, 0, ...)
+...
+ 1q−1 (..., 0, Lq−1,
xkq−2+1
qn−1 , ...,
xkq−1−1
qn−1 , Rq−1, 0, ...)
+ 1q (..., 0, Lq,
xkq−1+1
qn−1 , ...,
xN−1
qn−1 )
end if
Proof: The idea of the construction is to perform q − 1
iterations of the block-interval construction lemma for each
reduction of a pswitch. WLOG, let the original interval have
length 1. Then the first cut at q−1q gives intervals of length
q−1
q and
1
q . The second cut at
q−2
q−1 of the
q−1
q interval gives
intervals of length q−1q
q−2
q−1 =
q−2
q and
q−1
q
1
q−1 =
1
q . The
third cut leaves an interval of length q−1q
q−2
q−1
q−3
q−2 =
q−3
q and
another 1q interval. As this continues, we get q intervals of
length 1q . Our expression is exactly that of the block-interval
construction lemma applied to the above description. Then
since at each ‘round’ of these decompositions, we reduce the
denominator by 1, we will eventually terminate when n = 0,
which is a deterministic switch.
The proof for the complexity is similar to the N -state binary
proof. If we let fq,n,N be the maximum number of pswitches
needed, then we have the following recursive relations:
fq,n,1 = 0
fq,0,N = 0
fq,n,N = max
i1,i2,...,iq :
∑
j ij=N+q−1
(q − 1 +
∑
j
fq,n−1,ij )
One observation to note is that for q = 2, we get the
same recursive functions as in the binary algorithm, which
is expected:
f2,n,1 = 0
f2,0,N = 0
f2,n,N = max
i1,i2:i1+i2=N−1
f2,n−1,i1 + f2,n−1,i2 + 1
To go from this recursive form to the closed form version,
we use similar methods to the binary N -state complexity
function, so we will only outline the steps:
1) First prove that the recursive expression is maximized
when all ij ∈ {dN2 e, bN2 c+1}. This is done by showing
that the closed form for fq,n,N has a nonincreasing
discrete derivative in N , i.e. fq,n,N+1 − fq,n,N is non-
increasing as N increases.
2) Next show that the recursive expression evaluated at
the appropriate ij will achieve the closed form by
breaking it up into cases to simplify the ceiling and floor
expressions.
Corollary 1: Let q = pk11 p
k2
2 ...p
kmax
max , where pi are primes.
Then using S = { 12 , 13 , 14 , ..., 1pmax }, we can realize any distri-
bution (x0q ,
x1
q , ...,
xN−1
q ) using at most
∑
i fpi,ki,N pswitches.
Proof: Here we are simply applying denominator reduc-
tion on each pkii . The complexity is just a summation of each
step.
Corollary 2: Let q = pk11 p
k2
2 ...p
kmax
max , where pi are primes.
Then using S = { 12 , 13 , 15 , ..., 1pmax }, we can realize any
distribution (x0q ,
x1
q , ...,
xN−1
q ).
Proof: Our claim here is that we can reduce the switch set
to the inverse of the primes up to pmax. This is because using
all of these switches, we can generate any other 1k , where k is
composite. However, this means that the number of pswitches
will go up, i.e. 14 will now use 2 switches
1
2 ∗ 12 . We have not
analyzed the complexity that this reduction in the switch set
would result in.
VI. ROBUSTNESS OF PROBABILITY GENERATION
The above algorithms looked at probability generation given
a fixed switch set of distributions. However, in physical
systems, it may be the case that the generation of randomness
is error-prone. If we want to use a pswitch with distribution
(p0, p1), the physical pswitch may actually have distribution
(p0 + , p1 − ). Define the error of such a pswitch as
||[11]. Loh, Zhou, and Bruck looked at generating 2-state
probabilities given pswitches with errors. They found that
any binary distribution generated according to their algorithm,
regardless of size, had error bounded by 2. They also showed
similar bounds for different distributions.
We examine the same problem in the context of multivalued
distribution generation and show that a generalized result holds
for any number of states. Define the error of a multivalued
distribution as the largest error over all the states. That is, if
a pswitch with desired distribution (p0, p1, ..., pN−1) has an
actual distribution of (p0 + 0, p1 + 1, ..., pN−1 + N−1), then
the error of the switch is maxi |i|.
We will begin by demonstrating robustness for N -state
binary distributions generated according to the algorithm in
section IV. This algorithm uses switches from the switch set S
= { 12} as well as the deterministic switches. For our analysis,
we allow errors on the active states of pswitches. As a result,
deterministic switches have no errors since the sum of the
single active probability must equal 1. The 12 -pswitch has
distribution ( 12 + ˆ, 0, ..., 0,
1
2 − ˆ), |ˆ| ≤ .
Lemma 4 (Error Bound on Boundary States): Generate
any distribution (..., 0, xi2n , ...,
xj
2n , 0, ...) according to the
binary N -state algorithm where state i is the smallest active
state and state j is the largest active state. If we allow at most
 error on the pswitches in the switch set, then the actual
distribution generated will be (..., 0, xi2n + δi, ...,
xj
2n + δj , 0, ...)
where |δi| ≤ 2, |δj | ≤ 2.
Proof: In each step of the algorithm, a distribution
r = (..., ri, ..., rj , ...) is made out of 2 pswitches p =
(..., pi, ..., pk, ...) and q = (..., qk, ..., qj , ...) where i ≤ j ≤ k.
The composition is in the form r = p + ( 12 , ...,
1
2 )q. We will
prove robustness using induction on switches p and q.
Base Case: We use the deterministic switches as our base
case switches (for these, i = k or k = j). These trivially
satisfy the induction hypothesis since they have no error.
Inductive Step: Assume we are given p and q satisfying
the inductive hypothesis. That is, for p = (..., pi+∆i, ..., pk+
∆k, ...), q = (..., qk+δk, ..., qj+δj , ...), |∆i|, |∆k|, |δk|, |δj | ≤
2. Then the errors for states i and j on distribution r =
p+ ( 12 + ˆ, ...,
1
2 − ˆ)q can be calculated as follows:
|errori<k| = |(1
2
+ ˆ)(pi + ∆i)− 1
2
pi|
= |1
2
∆i + ˆ(pi + ∆i)|
≤ 1
2
|∆i|+ |ˆ||pi + ∆i|
≤ 2
|errori=k| = |(1
2
+ ˆ) + (
1
2
− ˆ)(qi + δi)− (1
2
+
1
2
qi)|
= |1
2
δi + ˆ(1− (qi + δi))|
≤ 1
2
|δi|+ |ˆ||1− (qi + δi)|
≤ 2
|errorj>k| = |(1
2
− ˆ)(qj + δj)− 1
2
qj |
= |1
2
δj + ˆ(qj + δj)|
≤ 1
2
|δj |+ |ˆ||qj + δj |
≤ 2
|errorj=k| = |(1
2
− ˆ) + (1
2
+ ˆ)(pj + ∆j)− (1
2
+
1
2
pj)|
= |1
2
∆j + ˆ(1− (pj + ∆j))|
≤ 1
2
|∆j |+ |ˆ||1− (pj + ∆j)|
≤ 2
Then we find that the errors for states i and j still satisfy the
inductive hypothesis, so we are done.
Theorem 6 (Robustness of Binary N-state Distributions):
Generate any distribution ( x02n ,
x1
2n , ...,
xN−1
2n ) according to the
binary N -state algorithm. If we allow the pswitches in the
switch set S = 12 to have up to  error in the active states, then
the actual distribution ( x02n + δ0,
x1
2n + δ1, ...,
xN−1
2n + δN−1)
has errors |δi| ≤ 3, |δ0|, |δN−1| ≤ 2.
Proof: In each step of the binary N -state algorithm, a
distribution r = (..., ri, ..., rj , ...) is made out of 2 pswitches
p = (..., pi, ..., pk, ...) and q = (..., qk, ..., qj , ...) where i ≤
j ≤ k, i is the smallest active state and j is the largest active
state. The composition is in the form r = p+ ( 12 , ...,
1
2 )q. We
will prove robustness using induction on switches p and q.
Base Case: We use the deterministic switches as our base
case switches. These trivially satisfy the induction hypothesis
since they have no error.
Inductive Step: Assume we are given p and q satisfying the
inductive hypothesis. That is, for p = (..., pi + ∆i, ..., pk +
∆k, ...), q = (..., qk + δk, ..., qj + δj , ...), |∆s|, |δs| ≤ 3,
|∆i|, |∆k|, |δk|, |δj | ≤ 2. Then the errors for states s on
distribution r = p + ( 12 + ˆ, ...,
1
2 − ˆ)q can be calculated as
follows:
1) For s = i, j, we apply the previous lemma on boundary
states
2) For i < s < k, k < s < j, we have a similar expression
as calculated in the proof for boundary error (steps
skipped below since shown earlier).
|errori<s<k| ≤ 1
2
|∆s|+ |ˆ||ps + ∆s|
≤ 5
2
 ≤ 3
|errork<s<j | ≤ 1
2
|δs|+ |ˆ||qs + δs|
≤ 5
2
 ≤ 3
3) For s = k, we have the following error:
|errors=k| = |(1
2
+ ˆ)(pk + ∆k) + (
1
2
− ˆ)(qk + δk)
− 1
2
(pk + qk)|
= |1
2
∆k +
1
2
δk + ˆ[(pk + ∆k)− (qk + δk)]|
≤ 1
2
(|∆k|+ |δk|) + 
≤ 3
Then we find that the errors for all states s still satisfy the
inductive hypothesis, so for i = 0 and j = N − 1, we are
done.
Now we will show that the N -state rational distributions
generated according to the algorithms in Section V are also
robust. For the state reduction algorithm, all the results are
identical to the binary robustness results since the proofs did
not assume that p and q were binary distributions. However,
since the state reduction algorithm depends on other unknown
2-state algorithms, the error will depend on the errors gener-
ated from the 2-state algorithm. The robustness result for the
denominator reduction algorithm is very similar to the one for
binary distributions. The main difference is that we have a
different switch set S = { 12 , 13 , ..., 1q}.
Theorem 7 (Robustness of Rational Distributions):
Generate any distribution ( x0qn ,
x1
qn , ...,
xN−1
qn ) according
to the denominator reduction algorithm. If we allow the
pswitches in the switch set S = { 12 , ..., 1q} to have up
to  error in the active states, then the actual distribution
( x0qn +δ0,
x1
qn +δ1, ...,
xN−1
qn +δN−1) has errors |δi| ≤ (q+1),
|δ0|, |δN−1| ≤ q.
Proof: For generating rational distributions, each iteration
repeats compositions of the form:
(z0, ..., zN−1) = (p0, ..., pi1 , 0, ...)
+
1
2
(..., 0, qi1 , ..., qi2 , 0, ...)
+
1
3
(..., 0, ri2 , ..., ri3 , 0, ...)
+ ...
+
1
q
(..., 0, yiq−1 , ..., yiq , 0, ...)
We notice that each composition of this form is the same
as q − 1 compositions of the form (..., pi, ..., pk, ...) +
1
qˆ (..., qk, ..., qj , ...) where qˆ = 2, 3, ...q. Then from here, the
work is almost identical to the proof of the binary distributions,
so we will only outline the steps.
1) Prove that the boundary states of distributions formed
from (..., pi, ..., pk, ...) + 1qˆ (..., qk, ..., qj , ...) composi-
tions, qˆ ∈ {2, 3, ..., q} have error of at most q regardless
of the number of compositions (use induction). As
before, we allow pswitches ( qˆ−1qˆ + ˆ, ...,
1
qˆ − ˆ) to have
error ˆ ≤ .
2) Using the boundary state error, prove that the errors of
all states have error of at most (q − 1).
Then, since all the compositions making up the rational distri-
butions are of the form (..., pi, ..., pk, ...)+ 1qˆ (..., qk, ..., qj , ...),
the steps above are sufficient for proving our theorem.
VII. UNIVERSAL PROBABILITY GENERATOR
Up till now, we have only looked at circuits with set
switches and described algorithms for realizing specific proba-
bility distributions. A next question is: What about circuits that
implement stochastic functions? That is, how can we reason
about circuits that implement different probability distributions
given ‘input’ switches? Wilhelm and Bruck approached this
problem for the 2-state version[9] by constructing a circuit
which they called a Universal Probability Generator (UPG).
The function of this circuit was to map n-deterministic bits
into output probabilities of the form x02n in increasing order.
This functionality alone is not surprising since it can easily
be done with an exponential number of switches using a
tree-like structure; however, the remarkable result is that the
UPG only requires a linear number of switches in n. In this
section we will show a generalization of this circuit which
is able to realize any binary probability distribution of the
form ( x02n ,
x1
2n , ...,
xN−1
2n ) using a number of switches that is
polynomial in n with degree N − 1.
The strategy we will take for deriving the UPG construction
is first to ask: ‘How should the UPG function?’ Then we will
build a circuit that naively implements the functionality and
use algebraic rules to reduce the complexity of the circuit.
A. 2-state UPG
We will first review the 2-state UPG of Wilhelm and
Bruck[9], deriving the results in a manner that is similar to
the steps we take to get the generalized N -state UPG.
Definition: (2-state UPG). A 2-state UPG Un is a circuit
that realizes distributions of the form ( x02n ,
x1
2n ) using n + 1
input bits which we will refer to as r0, r1, ..., rn. When the
input bits, in the order r0, rn, rn−1, ..., r2, r1 are set to the
binary representation of x02n , then the circuit Un will realize
distribution ( x02n ,
x1
2n ). In other words, to realize any desired
binary probability ( x02n ,
x1
2n ), we set the input bits to the state
0 probability.
As an example, we look at the input-output mappings for
the circuit U3. If we input r = 0001, the circuit will realize
( 18 ,
7
8 ) since
1
8 = 0.0012. The input 0101 will realize (
5
8 ,
3
8 )
since 58 = 0.1012 (see Figure 10a).
The motivation for the UPG circuit comes from an interest-
ing property in the truth table. For example, let us enumerate
all the outputs for U3 (Fig. 10a). For each row (input), we
ask the following questions: What would the output of U2 be
given the inputs r0, r2, r1 that were used for U3? Is there a
relationship to the construction of the U3 output probability?
If we calculate these outputs, we find that they are the
same probability distributions used in the binary algorithm for
2-states (Fig. 10bc). From here, the (exponential) recursive
construction is straightforward.
Lemma 5: A 2-state UPG Un with inputs r0, rn, . . . , r2, r1
can be constructed with an exponential number of switches
using the recursive construction in Figure 11, where the n
bits used in Un−1 are r0, rn−1, . . . , r2, r1.
Proof: We can prove this inductively.
Base Case: U0 = r¯0 realizes (0, 1) and (1, 0) when r0 = 0
and r0 = 1 respectively.
Inductive Step: Let r0n = r0+rn, which also implies r¯0n =
r¯0r¯n. Assume Un−1 realizes the correct distributions given the
defined inputs. Then we want to show that
Un = Ln + (
1
2
,
1
2
)Rn,
Ln = r0n · 0 + r¯0nUn−1,
Rn = r0nUn−1 + r¯0n · 1,
Fig. 10. 2-state Universal Probability Generator (UPG) mappings (a)
A mapping for a UPG that generates distributions of the form (x0
8
, x1
8
). (b)
Removing r3, we look at the inputs to a UPG that generates distributions
of the form (x0
4
, x1
4
). (c) Notice that the B-algorithm decompositions of the
probabilities of part (a) correspond to those in part (b).
Fig. 11. 2-state exponential UPG This is a UPG derived directly from the
B-algorithm. It uses an exponential number of switches since Un uses two
copies of Un−1 in its recursive construction.
This is equivalent to showing,
Un = Ln + (
1
2
,
1
2
)Rn,
Ln =
{
(1, 0), if r0n = 1
Un−1, if r¯0n = 1
Rn =
{
Un−1, if r0n = 1
(0, 1), if r¯0n = 1
which is equivalent to showing,
Un =
{
(1, 0) + ( 12 ,
1
2 )Un−1, if r0n = 1
Un−1 + ( 12 ,
1
2 )(0, 1), if r¯0n = 1
Here, we are reminded of the B-algorithm (for realizing any
2-state binary distribution):
(
x0
2n
,
x1
2n
) =
{
(1, 0) + ( 12 ,
1
2 )(
x0
2n−1 − 1, x12n−1 ), if x02n ≥ 12
( x02n−1 ,
x1
2n−1 − 1) + ( 12 , 12 )(0, 1), if x02n < 12
Then we are almost done with our proof. We know that r0n =
1 ⇐⇒ x02n ≥ 12 and r¯0n = 1 ⇐⇒ x02n < 12 . In addition, if
r is set to generate ( x02n ,
x1
2n ), then using r0, rn−1, ..., r2, r1 as
inputs to Un−1, we get
Un−1 =
{
( x02n−1 − 1, x12n−1 ), if r0n = 1
( x02n−1 ,
x1
2n−1 − 1), if r¯0n = 1
This is because when r0 = 0, removing rn is like shifting the
fractional bits left (multiplying by 2) and then subtracting 1
if the bit removed was 1. When r0 = 1, then removing rn
doesn’t change anything, which still satisfies 1 = 1(2)−1. At
this point, we can invoke the B-algorithm to conclude that Un
will successfully realize ( x02n ,
x1
2n ).
Lemma 6: A 2-state UPG Un with inputs r0, rn, . . . , r2, r1
can be constructed with a linear number of switches using
either of the two recursive constructions in Figure 12, where
the n bits used in Un−1 are r0, rn−1, . . . , r2, r1.
Proof: We will prove this by algebraically reducing the
Fig. 12. 2-state UPG reduced After reducing the exponential UPG, we get
two linear UPGs. One is a sp-circuit and uses 2 stochastic switches. The other
is non-sp and uses 1 stochastic switch.
exponential UPG. Let pi = ( 12 ,
1
2 ) be i.i.d.
Un = Ln + pnRn
= r0n · 0 + r¯0nUn−1 + pn(r0nUn−1 + r¯0n · 1)
= r¯0nUn−1 + pn(r0nUn−1 + r¯0n)
= Un−1(r¯0n + r0npn) + r¯0npn
= Un−1(r¯0n + pn) + r¯0npn
This is exactly the form of the series parallel construction in
Fig. 12
Un = Ln + pnRn
= r0n · 0 + r¯0nUn−1 + pn(r0nUn−1 + r¯0n · 1)
= r¯0nUn−1 + pn(r0nUn−1 + r¯0n)
= [Un−1][r¯0n] + [r¯0n][r0n][r¯0n]
+ [Un−1][r0n][pn] + [r¯0n][pn]
This is exactly the form of the non-series parallel construction
in Fig. 12
The result thus far is nice, but one feels somewhat unsatisfied
at the number of times r0 must be used. It is strange that r0
is used so many times in the circuit construction even though
it is only set to 1 for a single distribution in the truth table -
the deterministic distribution (1, 0). We solve this problem to
get to the final form of Wilhelm and Bruck’s 2-state UPG.
Theorem 8: A 2-state UPG Un with inputs
r0, rn, . . . , r2, r1 can be constructed with a linear
number of switches using either of the two recursive
constructions in Figure 14, where the n bits used in Un−1 are
r0, rn−1, . . . , r2, r1.
Proof: We prove that the circuits in Figure 12 and Figure
14 are equivalent by using induction. Base Case: U0 = r¯0 =
r¯0U
′
0
Inductive Step: Assume that Un−1 = r0U ′n−1. Then,
Un = Un−1(r¯nr¯0 + pn) + pnr¯nr¯0
= r¯0U
′
n−1(r¯nr¯0 + pn) + pnr¯nr¯0
= r¯0(U
′
n−1(r¯nr¯0 + pn) + pnr¯n)
= r¯0(U
′
n−1(r¯n + pn) + pnr¯n)
= r¯0U
′
n
Fig. 14. 2-state UPG removed bit Even though r0 was important in
controlling the cases of our algorithm, it turns out we can remove it from
the recursive construction and just append it at the end. Note that U ′n only
uses bits rn, . . . , r2, r1
In this final form, the series-parallel circuit uses 2n
pswitches and 2n+ 1 deterministic switches. The non-sp con-
struction uses n pswitches and 3n+ 1 deterministic switches.
Before we can generalize to N states, we need to define
some new notation and equalities. Define the 2-state UPG
U[i,i+1],n to be a circuit generating probability x02n on state
i and x12n on state i+ 1.
Under this notation, the previous results we proved were
for U[0,1],n. We can extend these results to U[i,i+1],n with the
following changes:
1) The input bits r will take on values i and i+ 1 instead
of 0 and 1 respectively
2) The pswitch pn will take on values i and i + 1 with 12
probability each instead of taking on values 0, 1 with
equal probability.
But what if we didn’t use values i and i+ 1 for r, pn?
Lemma 7: Let U[i,i+1],n(a, b) be a circuit identical to
U[i,i+1],n except that r, pn take on values a and b. Our previous
results for probability generation are for U[i,i+1],n(i, i + 1).
Then if a ≤ i, b ≥ i+ 1,
U[i,i+1],n(i, i+ 1) = (i+ U[i,i+1],n(a, b))(i+ 1)
Proof: U[i,i+1],n(a, b) will realize the desired distribution
on states a and b. Then if a ≤ i, b ≥ i+ 1, it is trivially that
taking the max of i and the min of i+1 will give us the same
distribution on states i and i+ 1.
We want to avoid this messy notation for future generaliza-
tions. All future instances of U[i,i+1],n are actually represent-
ing (i+U[i,i+1],n)(i+1). In other words, U[i,i+1],n will always
generate the ‘correct’ distribution on states i and i+1 as long
as r, pn take on values a ≤ i and b ≥ i+ 1.
B. 3-state UPG
Now we will derive the 3-state UPG by generalizing the
steps we used in the 2-state UPG derivation. We first construct
an exponential 3-state UPG that follows closely from the
algorithm for realizing 3-state distributions. Then, we will
algebraically reduce it to a quadratic construction and remove
unnecessarily repetitive bits.
Definition: (3-state UPG). A 3-state UPG U[0,2],n is a circuit
that generates distributions of the form ( x02n ,
x1
2n ,
x2
2n ) using 2
sets of n+1 input bits r, s. These input bits will take on values
0 or 2; when the bits r, in the order r0, rn, rn−1, . . . , r2, r1
are set to the binary representation of x02n and the bits s,
in the order s0, sn, sn−1, . . . , s2, s1 are set to the binary
representation of x02n +
x1
2n (with the symbol 2 replacing the
boolean 1), then the circuit U[0,2],n will realize distribution
( x02n ,
x1
2n ,
x2
2n ). In other words, to realize any desired binary
probability ( x02n ,
x1
2n ,
x2
2n ), we set the input bits r and s to p0
and p0 + p1 respectively.
As an example, we look at the input-output mappings for the
circuit U[0,2],2. If we input r = 002, s = 020, the circuit will
realize ( 14 ,
1
4 ,
1
2 ) since
1
4 = 0.012 and
1
4 +
1
4 =
1
2 = 0.102. The
input r = 020, s = 022 will realize ( 12 ,
1
4 ,
1
4 ) since
1
2 = 0.102
and 12 +
1
4 =
3
4 = 0.112. (see Figure 13a).
Again, the motivation for the exponential UPG comes
from an interesting property in the truth table of U[0,2],2.
We first eumerate all outputs given inputs corresponding to
valid probability distributions. For each row (input), we ask:
What are the outputs of U[0,1],1, U[1,2],1, U[0,2],1 if we use
the inputs r0, r1 for U[0,1],1, the inputs s0, s1 for U[1,2],1,
and r0, r1, s0, s1 for U[0,2],2? Is there a relationship to the
construction of the U[0,2],1 output probability.
The answer is yes. We find that they are the same probability
distributions that are used in the binary algorithm for 3-states
(Fig. 13bc). We can now derive the exponential recursive
construction.
Lemma 8: A 3-state UPG U[0,2],n with inputs
r0, rn, . . . , r2, r1 and s0, sn, . . . , s2, s1 can be constructed
with an exponential number of switches using the recursive
construction in Figure 15, where the bits used in U[0,1],n−1
are r0, rn−1, . . . , r2, r1, the bits used in U[1,2],n−1 are
Fig. 15. 3-state exponential UPG We design a UPG directly from the
algorithm. Note that this uses an exponential number of switches since the
recursion uses two copies of U[0,2],n−1.
s0, sn−1, . . . , s2, s1, and the bits used in U[0,2],n−1 are
r0, rn−1, . . . , r2, r1 and s0, sn−1, . . . , s2, s1.
Proof: We can prove this inductively.
Base Case: U[0,2],0 = r¯0(s¯0 + 1) realizes (1, 0, 0) when
r0 = 2, (0, 1, 0) when r0 = 0, s0 = 2, and (0, 0, 1) when
r0 = 0, s0 = 0.
Inductive Step: Assume U[0,2],n−1 realizes the correct dis-
tributions given the defined inputs. Then we want to show that
U[0,2],n = L[0,2],n + (
1
2
, 0,
1
2
)R[0,2],n,
L[0,2],n = r0n · 0 + r¯0n(s0nU[0,1],n−1 + s¯0nU[0,2],n−1),
R[0,2],n = r0nU[0,2],n−1 + r¯0n(s0nU[1,2],n−1 + s¯0n · 2)
Fig. 13. 3-state UPG mapping The mapping for a UPG that generates distributions of the form (x0
4
, x1
4
, x2
4
). Here we notice that y0 is being used a
couple of times. Again, we don’t make predictions about inputs that don’t correspond to a probability distribution: this includes both those with a sum greater
than 1 and those for which the y encoding is less than the x encoding (which would mean a negative x1
2n
value).
Fig. 16. 3-state UPG reduced After reducing the exponential UPG, we get
two linear UPGs. One is a sp-circuit and uses 2 stochastic switches. The other
is non-sp and uses 1 stochastic switch.
This is equivalent to showing,
Ur,n = Lr,n + (
1
2
, 0,
1
2
)Rr,n,
Lr,n =

(1, 0, 0), if r0n = 2
U[0,1],n−1, if r¯0n = 2, s0n = 2
U[0,2],n−1, if r¯0n = 2, s¯0n = 2
Rr,n =

U[0,2],n−1, if r0n = 2
U[1,2],n−1, if r¯0n = 2, s0n = 2
(0, 0, 1), if r¯0n = 2, s¯0n = 2
which is equivalent to showing,
U[0,2],n =

(1, 0, 0) + ( 12 , 0,
1
2 )U[0,2],n−1, if r0n = 2
U[0,1],n−1 + ( 12 , 0,
1
2 )U[1,2],n−1, if r¯0n = 2, s0n = 2
U[0,2],n−1 + ( 12 , 0,
1
2 )(0, 0, 1), if r¯0n = 2, s¯0n = 2
Here, we are reminded of the algorithm for realizing any 3-
state binary distribution: ( x02n ,
x1
2n ,
x2
2n ) =
(1, 0, 0) + 12 (
x0
2n−1 − 1, x12n−1 , x22n−1 ), if x02n ≥ 12
( x02n−1 ,
x1+x2
2n−1 − 1, 0) + 12 (0, x0+x12n−1 − 1, x22n−1 ), if x02n < 12 ,
x0+x1
2n ≥ 12
( x02n−1 ,
x1
2n−1 ,
x2
2n−1 − 1) + 12 (0, 0, 1), if x02n < 12 ,
x0+x1
2n <
1
2
From here, it is straightforward to complete our proof.
r0n = 2 ⇐⇒ x02n ≥ 12 , r¯0n = 2 ⇐⇒ x02n < 12 ,
s0n = 2 ⇐⇒ x0+x12n ≥ 12 , and s¯0n = 2 ⇐⇒ x0+x12n < 12 .
In addition, if r, s are set to generate ( x02n ,
x1
2n ,
x2
2n ), then
using r0, rn−1, . . . , r2, r1 and s0, sn−1, . . . , s2, s1 as inputs to
U[0,1],n−1, U[1,2],n−1 and U[0,2],n−1 we get the corresponding
values to the 3-state binary algorithm. Then we can conclude
that U[0,2],n will successfully realize ( x02n ,
x1
2n ,
x2
2n ).
Lemma 9: A 3-state UPG U[0,2],n with inputs
r0, rn, . . . , r2, r1 and s0, sn, . . . , s2, s1 can be constructed
with a quadratic number of switches using either of the two
recursive constructions in Figure 16, where the bits used in
U[0,1],n−1 are r0, rn−1, . . . , r2, r1, the bits used in U[1,2],n−1
are s0, sn−1, . . . , s2, s1, and the bits used in U[0,2],n−1 are
r0, rn−1, . . . , r2, r1 and s0, sn−1, . . . , s2, s1.
Proof: We will prove this by algebraically reducing the
exponential UPG. Let pi = ( 12 , 0,
1
2 ) be i.i.d. We also introduce
some new variables to make the final expressions concise.
L1[0,2],n = s0nU[0,1],n−1 + s¯0n · 2,
R1[0,2],n = s0nU[1,2],n−1 + s¯0n · 2
A visual of these is in Figure 16. R1[0,2],n is defined so
that R[0,2],n = r0nU[0,2],n−1 + r¯0nR1[0,2],n. L
1
[0,2],n is defined
similarly except that the U[0,2],n−1 component is replaced by
a 2. We notice that,
L[0,2],n = U[0,2],n−1L[0,2],n
= U[0,2],n−1(r0n · 0 + r¯0nL1[0,1],n−1)
U[0,2],n = L[0,2],n + pnR[0,2],n
= L[0,2],nU[0,2],n−1 + pnR[0,2],n
= (r0n · 0 + r¯0nL1[0,2],n)U[0,2],n−1
+ pn(r0nU[0,2],n−1 + r¯0nR1[0,2],n)
= r¯0nL
1
[0,2],nU[0,2],n−1 + pn(r0nU[0,2],n−1 + r¯0nR
1
[0,2],n)
= U[0,2],n−1(r¯0nL1[0,2],n + pnr0n) + pnr¯0nR
1
[0,2],n
This is exactly the form of the series parallel construction in
Figure 16.
U[0,2],n = L[0,2],n + pnR[0,2],n
= L[0,2],nU[0,2],n−1 + pnR[0,2],n
= (r0n · 0 + r¯0nL1[0,2],n)U[0,2],n−1
+ pn(r0nU[0,2],n−1 + r¯0nR1[0,2],n)
= r¯0nL
1
[0,2],nU[0,2],n−1 + pn(r0nU[0,2],n−1 + r¯0nR
1
[0,2],n)
= [U[0,2],n−1][r¯0nL1[0,2],n] + [r¯0nR
1
[0,2],n][r0n][r¯0nL
1
[0,2],n]
+ [U[0,2],n−1][r0n][pn] + [r¯0nR1[0,2],n][pn]
This is exactly the form of the non-series parallel construction
in Figure 16.
Finally, as in the 2-state UPG, we will remove the repetitive
instances of r0 and s0.
Theorem 9: A 3-state UPG U[0,2],n with inputs
r0, rn, . . . , r2, r1 and s0, sn, . . . , s2, s1 can be constructed
with a quadratic number of switches using either of the two
recursive constructions in Figure 17, where the bits used in
U[0,1],n−1 are r0, rn−1, . . . , r2, r1, the bits used in U[1,2],n−1
are s0, sn−1, . . . , s2, s1, and the bits used in U[0,2],n−1 are
r0, rn−1, . . . , r2, r1 and s0, sn−1, . . . , s2, s1.
Proof: We will prove this by induction. Assume
U[0,2],n−1 = r¯0(s¯0 + 1)U ′[0,2],n−1. Then, by breaking up the
circuit into cases based on r0 and s0, we will show that
U[0,2],n = r¯0(s¯0 + 1)U
′
[0,2],n.
Fig. 17. 3-state UPG removed bit Even though r0 and s0 were important
in controlling the cases of our algorithm, it turns out we can remove it from
the recursive construction and just append it at the end.
Case 0: r0 = 2, s0 = 2. In this case, we know that
U[0,2],n = 0
r¯0 = 0 =⇒ r¯0(s¯0 + 1)U ′0,2],n = 0
Therefore, U[0,2],n = r¯0(s¯0 + 1)U ′[0,2],n.
Case 1: r0 = 0, s0 = 2.
U[0,2],n = L[0,2],n + pnR[0,2],n
= L[0,2],nU[0,2],n−1 + pnR[0,2],n
U ′[0,2],n = L
′
[0,2],n + pnR
′
[0,2],n
= L′[0,2],nU
′
[0,2],n−1 + pnR
′
[0,2],n
We want to show that L[0,2],nU[0,2],n−1 = r¯0(s¯0 +
1)L′[0,2],nU
′
[0,2],n−1, R[0,2],n = r¯0(s¯0 + 1)R
′
[0,2],n.
r¯0(s¯0 + 1) = 1
L′[0,2],nU
′
[0,2],n−1 = r¯nU
′
[0,1],n−1
L[0,2],nU[0,2],n−1 = r¯nU[0,1],n−1 · 1 · U[0,2],n−1
= r¯nU[0,1],n−1 · 1
= r¯n · 1 · U ′[0,1],n−1 · 1
= r¯0(s¯0 + 1)L
′
[0,2],nU
′
[0,2],n−1
R′[0,2],n = rnU
′
[0,2],n−1 + r¯n
R[0,2],n = rnU[0,2],n−1 + r¯n(U[1,2],n−1 + 1)
= rnU[0,2],n−1 · 1 + r¯n · 1
= rn · 1 · U ′[0,2],n−1 · 1 + r¯n · 1
= r¯0(s¯0 + 1)R
′
[0,2],n
Therefore, U[0,2],n = r¯0(s¯0 + 1)U ′[0,2],n.
Case 2: r0 = 0, s0 = 0. In this case, we know that
r0n = rn
s0n = rn
r¯0(s¯0 + 1) = 2
Therefore, r¯0(s¯0 + 1)U ′[0,2],n = U
′
[0,2],n = U[0,2],n.
Fig. 18. N -state UPG The N -state UPG is almost exactly the same as the
3-state UPG.
Finally, as in the 2-state case, the 3-state UPG U[i,i+2],n will
generate the appropriate distributions over the states i, i+1, i+
2.
C. N -state UPG
The results will now be generalized to N -states. The steps
and the proof are all identical to the 3-state version except
that the variables L and R are defined to be generalized
constructions. Since they are identical, we will define the
N -state UPG and then jump to the conclusion and circuit
diagrams.
Definition (N -state UPG): A N -state UPG U[0,N−1],n
is a circuit that generates distributions of the form
( x02n ,
x1
2n , ...,
xN−1
2n ) using N−1 input vectors r0, r1, ..., rN−2,
where each vector ri has n+ 1 bits ri0, ri1, ..., rin. When the
input vectors ri = (ri0, rin, ri(n−1), . . . , ri2, ri1) are set to the
binary representation of x0+x1+...+xi2n with the symbol N − 1
replacing the boolean 1, then the circuit U[0,N−1],n will realize
distribution ( x02n ,
x1
2n , ...,
xN−1
2n ). In other words, to generate any
desired binary distribution ( x02n ,
x1
2n , ...,
xN−1
2n ), we set the input
vector r0 to x02n , the input vector r1 to the sum
x0+x1
2n , . . ., and
the input vector rN−2 to the sum
x0+x1+...+xN−2
2n .
Theorem 10: A N -state UPG U[0,N−1],n with inputs ri, 0 ≤
i ≤ N − 2 can be constructed with a polynomial num-
ber of switches O(nN−1) using either of the two recursive
constructions in Figure 18, where the bits used in U[0,i],n−1
are r0, r1, . . . , ri−1 and the bits used in U[i,N−1],n−1 are
ri, ri+1, . . . , rN−2.
VIII. PARTIAL ORDERS
All current work has been done on states that are a total
order. i.e. 0 < 1 < ... < n − 1. It is interesting to think
about a logic on states that are in a partial order. We perform
a cursory examination of constructing probabilities on lattices
that are partial orders and find that we cannot generate many
distributions on partial orders.
Composition rules must be generalized again since you
cannot take a max or min of incomparable states. Instead of
max and min, we use the ∨ (join) and ∧ (meet) operators
respectively.
Theorem 11 (Partial Order Inexpressibility): For the lattice
in Figure 19b, no distributions of the form v = (0, 1−p, p, 0),
where p ≥ 0 are realizable by building a sp circuit with any
switch set unless (0, 1− p, p, 0) itself is in the switch set.
Proof: Assume that v is realizable by a series composi-
tion. That is, v = xy. Then,
v00 = x00 + y00 − x00y00 + x01y10 + x10y01
⇒ x00 = 0 and y00 = 0
v11 = 0
⇒ x11 = 0 or x11 = 0
WLOG, we let x11 = 0, so that,
v10 = x10y11 + x11y10 + x10y10
= x10y11 + x10y10
= x10(y11 + y10) = p
⇒ x10 6= 0
v01 = x01y11 + x11y01 + x01y01
= x01y11 + x01y01
= x01(y11 + y01) = 1− p
⇒ x01 6= 0
v00 = x01y10 + x10y01
⇒ y10 = 0 and y01 = 0
⇒ y11 = 1
⇒ x = v
Fig. 19. A simple partially ordered lattice. This is an example of a simple
partial order. (a) An example of a series composition (meet) of switches x
and y. (b) The lattice structure.
But then we have x = v, so we have shown that need without
v itself, we cannot realize v through a series connection. In
the same way, we can show the same result for a parallel
composition (left out since it is almost identical), which means
that v is not realizable with a sp circuit.
IX. APPLICATIONS
One intuitive understanding of this multivalued alphabet
is to think of timings and dependencies. Switches represent
events, and the states represent the discrete time when the
event occurs. When two switches x and y are composed to
make the circuit z, we are saying that for event z to occur,
it depends on events x and y. If event z requires both x and
y to occur before it can occur, then this can be represented
by a parallel connection since the time z occurs will be the
max(x, y). If event z only needs either x or y to occur, then
this can be represented by a series connection since the time
z occurs will be the min(x, y).
It is possible to implement multivalued relay circuits using
physical (open and closed) relay switches. If we consider
switches as normally closed and the state as the time it
is opened, then we have a direct correspondence to the
description above. When switches are composed in series,
the time that the entire circuit is open, is when either of the
switches open (min) and when the switches are composed in
parallel, the time that the entire circuit is open is when both
the switches are open (max).
We can imagine a biological neural circuit working in
a very similar way. Consider a network of neurons where
each neuron only has incoming signals from 2 other neurons.
Then, consider a neuron x when incoming neurons y and
z. Neuron x will fires when the incoming signals exceeds
a certain threshold potential. If the threshold is low, we can
imagine that neuron x will fire once it receives the first
incoming signal (i.e. min(x, y)). If the threshold is high, we
can imagine that neuron x will only fire if it receives signals
from both incoming neurons (i.e. max(x, y)). In general, with
m incoming neuron signals, it becomes slightly more complex;
depending on the threshold of the neuron of interest, the time
it fires would be when it receives the 1st, 2nd, 3rd, ..., mth
signal. These gates can be implemented by max/min gates.
There are a number of directions for extending this work to
better model and understand biological circuits. These include
studying joint distributions, stochastic functions, probability
distributions on different state structures, and stochasticity
in compositions. With further understanding of biological
circuits, this can also aid in building artificial molecular
circuits, such as in DNA computing[17]. In addition, stochastic
circuits may be useful in modeling other stochastic networks
in engineering.
X. CONCLUSION
In this paper, we studied probability generation in the
context of multivalued relay circuits, a generalization of two-
state relays. We proved a duality result on this max/min
generalization and then proved construction algorithms for
generating any rational probability distribution. We extended
the robustness result to these algorithms and showed that
switch error remains bounded linearly regardless of the circuit
size. Finally, we constructed a universal probability generator
for mapping deterministic inputs to probability distributions
and demonstrated a basic non-realizability result for partial
orders.
Further work on multivalued stochastic switches may have
many biological applications such as for neural coding.
ACKNOWLEDGMENT
The authors would like to thank Dan Wilhelm, Hongchao
Zhou, and Ho-lin Chen for helpful discussions. They would
also like to thank the Caltech SURF program, the Molecular
Programming Project funded by the NSF Expeditions in Com-
puting Program under grant CCF-0832824, and Aerospace
Corporation for funding to make this research possible.
REFERENCES
[1] J. von Neumann. Various techniques used in connection with random
digits. Applied Math Series 12:36-38 (1951).
[2] D. Knuth, A. Yao. The complexity of nonuniform random number
generation. Algorithms and Complexity: New Directions and Recent
Results 357-428 (1976).
[3] T. Han, M. Hoshi. Interval algorithm for random number generation.
IEEE Trans. on Information Theory 43(2):599-611 (1997).
[4] M. Elowitz, A. Levine, E. Siggia, P. Swain. Stochastic gene expression
in a single cell. Science 297:183-186 (2002).
[5] D. Soloveichik, M. Cook, E. Winfree, J. Bruck. Computation with finite
stochastic chemical reaction networks. Natural Computing 7(4):615–633
(2008).
[6] E. Schneidman, B. Freedman, I. Segev. Ion channel stochasticity may
be critical in determining the reliability and precision of spike timing.
Neural Comp. 10:1679-1703 (1998).
[7] J. Bruck. The logic of biological networks. Purdue University (2006).
http://video.google.com/videoplay?docid=3684954164278324696.
[8] C. Shannon. A symbolic analysis of relay and switching circuits. Trans.
AIEE 57:713–723 (1938).
[9] D. Wilhelm, J. Bruck. Stochastic switching circuit synthesis. Proc. IEEE
ISIT (2008).
[10] H. Zhou, J. Bruck. On the expressibility of stochastic switching circuits.
Proc. IEEE ISIT (2009).
[11] P. Loh, H. Zhou, J. Bruck. The robustness of stochastic switching
networks. Proc. IEEE ISIT (2009).
[12] E. Post. Introduction to a general theory of elementary propositions.
American Journal of Mathematics 43(3):163–185 (1921).
[13] D. Webb. Many-valued logics. Caltech Ph.D. Dissertation, Advisor Eric
Bell (1936).
[14] D. Rine. Computer science and multiple-valued logic: theory and
applications. North Holland (1984).
[15] J. Gunawardena. Min-max functions. Discrete Event Dynamic Systems:
Theory and Applications 4(4):377407 (1994).
[16] G. Shahaf, D. Eytan, A. Gal, E. Kermany, V. Lyakhov, et al. Order-based
representation in random networks of cortical neurons. PLoS Comput.
Biol. 4(11):e1000228 (2008).
[17] G. Seelig, D. Soloveichik, D. Zhang, E. Winfree. Enzyme-free nucleic
acid logic circuits. Science 314:1585–1588 (2002).
